On feasibility of adaptive level hardware evolution for emergent fault tolerant communication

Baleghi Damavandi, Yasser (Department of electrical & Computer Engineering, Babol Noshirvani University of Technology, Babol, Iran) ; Mohammadi, Karim (Departement of electrical Engineering, Iran unviersity of science & Technology, Tehran, Iran) ; Upegui Posada, Andres (School of Engineering, Architecture and Landscape (hepia), HES-SO // University of Applied Sciences Western Switzerland) ; Thoma, Yann (School of Management and Engineering Vaud, HES-SO // University of Applied Sciences Western Switzerland)

A permanent physical fault in communication lines usually leads to a failure. The feasibility of evolution of a self-organized communication is studied in this paper to mitigate this problem. In this case a communication protocol may emerge between blocks and also can adapt itself to environmental changes like physical faults and defects. In spite of the faults, blocks may continue to function, since a self-organized nature can provide self-healing capabilities. In the present paper, Evolvable Hardware is to create such a fault tolerant communication without any predefined protocol using a GA algorithm. Evolvable Hardware is a concept that aims the application of evolutionary algorithms to hardware design. The feasibility of this idea is studied in simulation of two reconfigurable blocks that are intended to transmit video streams through their communication lines. Permanent physical faults are induced in the communication lines between Evolvable Hardware blocks. Although the results show the emergence of fault tolerant protocols among Evolvable Hardware blocks without human intervention, there are some limitations in functional and gate level evolution of the blocks. Thus, a new adaptive approach is presented in this paper to defeat some limitations like the stalling effect of GA in faulty conditions.


Keywords:
Article Type:
scientifique
Faculty:
Ingénierie et Architecture
School:
HEIG-VD
Institute:
ReDS - Reconfigurable & embedded Digital Systems
Subject(s):
Ingénierie
Date:
2014-01
Pagination:
12 p.
Published in:
International Journal of Engineering
Numeration (vol. no.):
2014, vol 27, no. 1, pp. 101-112
DOI:
ISSN:
1025-2495
Appears in Collection:



 Record created 2019-04-23, last modified 2019-04-23

Fulltext:
Download fulltext
PDF

Rate this document:

Rate this document:
1
2
3
 
(Not yet reviewed)